

## RECEIVED

## MAR 0 8 2004

Form 1449 PATE Sheet 1 of 1

Form 1449 PATE Sheet 1 of 1

Atty. Docket No.: 303.776US1 Serial No. 09/945,495

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT
(Use several sheets if necessary)

Filing Date: August 30, 2001 Group: 2811

TT S	DATENT	DOCUMENTS
U	EVITORIA	

**Examiner						Filing Date
						If Appropriate
			Namo	Class	Subclass	
Initial	Document Number	Date				

## FOREIGN PATENT DOCUMENTS

**Examiner Initial	Document Number	Date	Country	Class	Subclass	Transl: Yes	No
OTHER DOCUMENTS  **Examiner {Including Author, Title, Date, Pertinent Pages, Etc.}  Initial							
OV O	Chang, C., Technologi Papers, p	es and Beyo	"Enabling Shallow ond", <u>Symposium o</u> , (1999)	Trench isolation n VLSI Technology	for .01 Digest o	micromet <u>f Techni</u>	er cal
Org	Memories:	The Impact	"Vertical N-Chan of Interface Ori tron Devices. 48(	entation on Devic	e Perform	ance", <u>I</u>	sity EEE
Q V-C	Matsuda, S., et al., "Novel Corner Rounding Process for Shallow Trench Isolation utilizing MSTS (Micro-Structure Transformation of Silicon)", <u>IEDM</u> , pp. 137-140, (1998)						
alo	0.12microm	al., "A s eter Design pages, (2	Strategy for Long n Rule", <u>Symposiu</u> 2001)	Data Retention T m on VLSI Technol	ime of 51 ogy Diget	2Mb DRAM s of Tec	with hnical

Examiner Ond & One	Date Considered
The latest	